: HPL performance on Dahu can be predicted within a few percents of reality using a stochastic heterogeneous model for dgemm and a simple model for all other kernels and the network Abstract-Finely tuning MPI applications (number of processes, granularity, collective operation algorithms, topology and process placement) is critical to obtain good performance on supercomputers. With a rising cost of modern supercomputers, running parallel applications at scale solely to optimize their performance is extremely expensive. Having inexpensive but faithful predictions of expected performance could be a great help for researchers and system administrators. The methodology we propose captures the complexity of adaptive applications by emulating the MPI code while skipping insignificant parts. We demonstrate its capability with High Performance Linpack (HPL), the benchmark used to rank supercomputers in the TOP500 and which requires a careful tuning. We explain (1) how we both extended the SimGrid's SMPI simulator and slightly modified the open-source version of HPL to allow a fast emulation on a single commodity server at the scale of a supercomputer and (2) how to model the different components (network, BLAS, . . . ) of the system. We show that a careful modeling of both spatial and temporal node variability allows us to obtain predictions within a few percents of real experiments (see Figure 1 ).
I. INTRODUCTION
Today, machines with 100,000 cores and more are common and several machines beyond the 1,000,000 cores mark are already in production. This high density of computation units requires a diligent optimization of application parameters, such as problem size, process organization or choice of algorithm, as these have a huge impact on load distribution and network utilization. Scientific application developers and users often spend a considerable amount of time and effort running their application at different scales solely to tweak parameters and therefore optimize their performance. Whenever actual performance does not match expectations, it can be very difficult to understand whether the mismatch originates from appli-cation misunderstanding or machine misconfiguration. This expenditure of time, combined with the power consumption that often reaches several MW, makes it financially expensive to test-run applications. Similar difficulties are encountered when (co-)designing supercomputers for specific applications. A large part of this tuning work could be simplified if a generic and faithful performance prediction tool was available. This article presents a decisive step in this direction.
In this article, we explain how to predict the performance of High-Performance Linpack (HPL) on a supercomputer with the SimGrid/SMPI [1] , [2] simulator. HPL is used to rank twice a year the world's largest and fastest machines in the TOP500 [3] and requires both a careful tuning and a sizable input to get near to the peak performance. We detail how we obtained faithful models for several key functions (e.g., dgemm and dtrsm) and managed to reduce the memory consumption from more than a hundred terabytes to several gigabytes. This allowed us to emulate HPL on a single commodity server within 1-3 days scenarios similar to the run that was carried out on the Stampede cluster (hosted at TACC) in 2013 for the TOP500 (see Table I ). More importantly, we show that despite the genericity of our approach (we only modify a few dozens of lines of HPL), our simulation allows to predict the performance of HPL on a recent cluster (running a thousand MPI ranks) within a few percent of reality (see Figure 1 ). This article is organized as follows: Section II presents the main characteristics of the HPL application and provides information on how the runs are conducted on modern supercomputers. Section III discusses related work and explains why emulation (or online simulation) is the only sensible approach when studying an application as complex as HPL. In Section IV, we briefly present the simulator we used for this work, SimGrid/SMPI, followed by an extensive discussion in Section V about the optimizations on all levels (i.e., simulator, application, operating system) that are necessary to make a large-scale run tractable. The scalability of our approach is evaluated in Section V-C. In Section VI, we explain how the different resources of the supercomputer (network, compute kernels) can be modeled to predict the performance of HPL faithfully. We particularly discuss the usefulness and relevance of different degrees of modeling complexity. In Section VII, we compare simulation results with real experiments and illustrate the importance of modeling both spatial and temporal variability. Section VIII concludes this article by discussing perspectives and future work.
II. CONTEXT

A. High-Performance Linpack
In this work, we use the freely-available referenceimplementation of HPL [4] , which relies on MPI. HPL implements a matrix factorization based on a right-looking variant of the LU factorization with row partial pivoting and allows multiple look-ahead depths. The principle of the factorization is depicted in Figure 2 . It consists of a series of panel factorizations followed by an update of the trailing sub-matrix. HPL uses a two-dimensional block-cyclic data distribution of A and implements several custom MPI collective communication algorithms to efficiently overlap communications with computations. The main parameters of HPL are:
• N is the order of the square matrix A. • NB is the "blocking factor", i.e., the granularity at which HPL operates when panels are distributed or worked on.
• P and Q denote the number of process rows and the number of process columns, respectively.
• RFACT determines the panel factorization algorithm. Possible values are Crout, left-or right-looking.
• SWAP specifies the swapping algorithm used while pivoting. Two algorithms are available: one based on binary exchange (along a virtual tree topology) and the other one based on a spread-and-roll (with a higher number of parallel communications). HPL also provides a panel-size threshold triggering a switch from one variant to the other.
• BCAST sets the algorithm used to broadcast a panel of columns over the process columns. Legacy versions of the MPI standard only supported non-blocking point-topoint communications, which is why HPL ships with in total 6 self-implemented variants to overlap the time spent waiting for an incoming panel with updates to the trailing matrix: ring, ring-modified, 2-ring, 2-ring-modified, long, and long-modified. The modified versions guarantee that the process right after the root (i.e., the process that will become the root in the next iteration) receives data first and does not further participate in the broadcast. This process can thereby start working on the panel as soon as possible. The ring and 2-ring versions each broadcast along the corresponding virtual topologies while the long version is a spread and roll algorithm where messages are chopped into Q pieces. This generally leads to better bandwidth exploitation. The ring and 2-ring variants rely on MPI_Iprobe, meaning they return control if no message has been fully received yet, hence facilitating partial overlap of communication with computations. In HPL 2.1 and 2.2, this capability has been deactivated for the long and longmodified algorithms. A comment in the source code states that some machines apparently get stuck when there are too many ongoing messages.
• DEPTH controls how many iterations of the outer loop can overlap with each other. The sequential complexity of this factorization is
where N is the order of the matrix to factorize. The time complexity can be approximated by
where w is the flop rate of a single node and the second term corresponds to the communication overhead which is influenced by the network capacity and the previously listed parameters (RFACT, SWAP, BCAST, DEPTH, . . . ) and is very difficult to predict.
B. Typical Runs on a Supercomputer
Although the TOP500 reports precise information about the core count, the peak performance and the effective performance, it provides almost no information on how (software versions, HPL parameters, etc.) this performance was achieved. Some colleagues agreed to provide us with the HPL configuration they used and the output they submitted for ranking (see Table II ). In June 2013, the Stampede supercomputer at TACC was ranked 6th in the TOP500 by achieving 5168.1 TFlop s −1 . In November 2017, the Theta supercomputer at ANL was ranked 18th with a performance of 5884.6 TFlop s −1 but required a 28-hour run on the whole machine. Finally, we ran HPL ourselves on a Grid'5000 cluster named Dahu whose software stack could be fully controlled.
The performance typically achieved by supercomputers (Rmax) needs to be compared to the much larger peak performance (Rpeak). This difference can be attributed to the node usage, to the MPI library, to the network topology that may be unable to deal with the intense communication workload, to load imbalance among nodes (e.g., due to a defect, system noise, . . . ), to the algorithmic structure of HPL, etc. All these factors make it difficult to know precisely what performance to expect without running the application at scale. It is clear that due to the level of complexity of both HPL and the underlying hardware, simple performance models (analytic expressions based on N, P, Q and estimations of platform characteristics as presented in Section II-A) may be able to provide trends but can by no means accurately predict the performance for each configuration (e.g., consider the exact effect of HPL's six different broadcast algorithms on network contention). Additionally, these expressions do not allow engineers to improve the performance through actively identifying performance bottlenecks. For complex optimizations such as partially non-blocking collective communication algorithms intertwined with computations, a very faithful modeling of both the application and the platform is required. Our goal in this article is to simulate systems at the scale of Stampede. Given the scale of this scenario (3,785 steps on 6,006 nodes in two hours), detailed simulations quickly become intractable without significant effort.
III. RELATED WORK
A first approach for estimating the performance of applications like HPL is statistical modeling of the application as a whole [5] . By running the application several times with small and medium problem sizes (of a few iterations of large problem sizes) and using simple linear regressions, it is possible to predict its makespan for larger sizes with an error of only a few percents and a relatively low cost. Unfortunately, the predictions are limited to the same application configuration and studying the influence of the number of rows and columns of the virtual grid or of the broadcast algorithms requires a new model and new (costly) runs using the whole target machine. Furthermore, this approach does not allow to study what-if scenarios (e.g., to evaluate what would happen if the network bandwidth was increased or if node heterogeneity was decreased) that are particularly useful when investigating potential performance improvements.
Simulation provides the details and flexibility missing to such black-box modeling approach. Performance prediction of MPI applications through simulation has been widely studied over the last decades but two approaches can be distinguished in the literature: offline and online simulation.
With the most common approach, offline simulation, a trace of the application is first obtained on a real platform. This trace comprises sequences of MPI operations and CPU bursts and is given as an input to a simulator that implements performance models for the CPUs and the network to derive predictions. Researchers interested in finding out how their application reacts to changes to the underlying platform can replay the trace on commodity hardware at will with different platform models. Most HPC simulators available today, notably BigSim [6] , Dimemas [7] and CODES [8] , rely on this approach. The main limitation of this approach comes from the trace acquisition requirement. Not only is a large machine required but the compressed trace of a few iterations (out of several thousands) of HPL typically reaches a few hundred MB, making this approach quickly impractical [9] . Worse, tracing an application provides only information about its behavior at the time of the run: slight modifications (e.g., to communication patterns) may make the trace inaccurate. The behavior of simple applications (e.g., stencil) can be extrapolated from small-scale traces [10] , [11] but this fails if the execution is non-deterministic, e.g., whenever the application relies on non-blocking communication patterns, which is unfortunately the case for HPL. The second approach discussed in the literature is online simulation. Here, the application is executed (emulated) on top of a simulator that is responsible to determine when each process is run. This approach allows researchers to study directly the behavior of MPI applications but only a few recent simulators such as SST Macro [12] , SimGrid/SMPI [1] and the closed-source xSim [13] support it. To the best of our knowledge, only SST Macro and SimGrid/SMPI are mature enough to faithfully emulate HPL. In this work, we decided to rely on SimGrid as its performance models and its emulation capabilities seemed quite solid but the developments we propose would a priori also be possible with SST. Note that the HPL emulation we describe in Section V should not be confused with the application skeletonization [14] commonly used with SST. Skeletons are code extractions of the most important parts of a complex application whereas we only modify a few dozens of lines of HPL before emulating it with SMPI. Finally, it is important to understand that the approach we propose is intended to help studies at the level of the whole machine and application, not the influence of microarchitectural details as intended by MUSA [15] .
IV. SIMGRID/SMPI IN A NUTSHELL
SimGrid [1] is a flexible and open-source simulation framework that was originally designed in 2000 to study scheduling heuristics tailored to heterogeneous grid computing environments but has later been extended to study cloud and HPC infrastructures. The main development goal for SimGrid has been to provide validated performance models particularly for scenarios making heavy use of the network. Such a validation usually consists of comparing simulation predictions with results from real experiments to confirm or debunk network and application models.
SMPI, a simulator based on SimGrid, has been developed and used to simulate unmodified MPI applications written in C/C++ or FORTRAN [2] . The complex network optimizations done in real MPI implementations need to be considered when predicting the performance of MPI applications. For instance, the "eager" and "rendez-vous" protocols are selected based on the message size, with each protocol having its own synchronization semantics, which strongly impact performance. SMPI supports different performance modes through a generalization of the LogGPS model. Another difficult issue is to model network topologies and contention. SMPI relies on SimGrid's communication models where each ongoing communication is represented as a whole (as opposed to single packets) by a flow. Assuming steady-state, contention between active communications can then be modeled as a bandwidth sharing problem that accounts for non-trivial phenomena (e.g., crosstraffic interference [16] ). If needed, communications that start or end trigger a re-computation of the bandwidth share. In this fluid model, the time to simulate a message passing through the network is independent of its size, which is advantageous for large-scale applications frequently sending large messages and orders of magnitude faster than packet-level simulation. SimGrid does not model transient phenomena incurred by the network protocol but accounts for network topology and heterogeneity. Special attention to the modeling of collective communication algorithms has also been paid in SMPI, but this is of little significance in this article as HPL ships with its own implementation of collective operations.
SMPI maps every MPI rank of the application onto a lightweight simulation thread. These threads are then run one at a time, i.e., in mutual exclusion. Every time a thread enters an MPI call, SMPI takes control and the time that was spent computing (isolated from the other threads) since the previous MPI call is injected into the simulator as a virtual delay. This time may be scaled up or down depending on the speed of the simulated machine with respect to the simulation machine. Recent results report consistent performance predictions within a few percent for standard benchmarks on small-scale clusters (up to 12 × 12 cores [17] and up to 128 × 1 cores [2] ). In this article, we validate this approach at a much larger scale with HPL, whose emulation comes with at least two challenges:
• The time-complexity of the algorithm is Θ(N 3 ) and Θ(N 2 ) communications are performed, with N being very large. The execution on the Stampede cluster took roughly two hours on 6006 compute nodes. Using only a single node, a naive emulation of HPL at the scale of the Stampede run would take about 500 days if perfect scaling was reached.
• The tremendous memory consumption and amount of memory accesses need to be drastically reduced.
V. EMULATING HPL AT LARGE SCALE
We now present the changes to SimGrid and HPL that were required for a scalable simulation. We provide only a brief presentation of our modifications and refer the reader interested in details to a previous report [18] , [19] and a companion repository [20] . For our experiments in this section, we used a single core from nodes of the Nova cluster provided by the Grid'5000 testbed [21] (32 GB of RAM, two 8-core Intel Xeon E5-2620 v4 CPUs, Debian Stretch OS (Linux 4.9)). A. Speeding Up the Emulation 1) Compute Kernel Modeling: HPL heavily relies on BLAS kernels such as dgemm (for matrix-matrix multiplication) or dtrsm (for solving an A · x = b equation). The analysis of an HPL simulation with 64 processes and a very small matrix of order 30,000 showed that about 96 % of the time is spent in these two kernels. Since the output of these kernels does not influence the control flow, simulation time can be reduced by substituting dgemm and dtrsm function calls with a performance model of the respective kernel. Skipping kernels renders the content of some variables invalid but in simulation, only the behavior of the application and not the correctness of computation results are of concern. Figure 3(a) shows an example of this macro-based mechanism that allows us to keep HPL code modifications to an absolute minimum. The (1.029e-11) value represents the inverse of the flop rate for this compute kernel and was obtained through calibration. The estimated time of the kernel is calculated based on the given parameters and passed on to smpi_execute_benched that advances the clock of the executing rank by this estimate. The effect on the simulation time for a small scenario is depicted in Figure 3 (b). This modification speeds up the simulation by orders of magnitude. The precision of the simulation will be investigated in more details in the next sections but it can already be observed that this simple kernel model leads to a sound, albeit slightly more optimistic, estimation of the performance.
In addition to the main compute kernels, we identified seven other BLAS functions through profiling as computationally expensive enough to justify a specific handling: dgemv, dswap, daxpy, dscal, dtrsv, dger and idamax. Similarly, a significant amount of time was spent in fifteen functions implemented in HPL: HPL_dlaswp*N, HPL_dlaswp*T, HPL_dlacpy and HPL_dlatcpy. All these functions are called during the LU factorization and hence impact the performance measured by HPL; however, because of the removal of the dgemm and dtrsm computations, they all operate on bogus data and hence also produce bogus data. To study their impact on the overall performance, we handled them similarly to dgemm and dtrsm, through performance models and macro substitution, which speeds up the simulation by an additional factor of 3 to 4 on small (N = 30,000) and even more on large scenarios.
2) Specific Adjustments: HPL uses pseudo-randomly generated matrices that are setup every time HPL is executed. This initialization, just like the factorization correctness verification at the end of the run, is not considered in the reported performance and can therefore be safely skipped. Note that HPL implements an LU factorization with partial pivoting, which requires a special treatment of the idamax function that returns the index of the first element equaling the maximum absolute value. Although we ignored the cost of this function as well, we set its return value to a random (but controlled) value to make the simulation unbiased (but fully deterministic). We confirmed that this modification was harmless in terms of performance prediction (see [19] for details).
B. Scaling Down Memory Consumption
The largest two allocated data structures in HPL are the input matrix A (with a size of typically several GB per process) and the panel which contains information about the sub-matrix currently being factorized. This sub-matrix typically occupies a few hundred MB per process. Unfortunately, when emulating an application with SMPI, all MPI processes are run within the same simulation process on a single node and the memory consumption of the simulation can therefore quickly reach several TB of RAM. Yet, as we no longer operate on real data, storing the whole input matrix A is needless. However, since only a minimal portion of the code was modified, some functions may still read or write some parts of the matrix. It is thus not possible to simply remove the memory allocations of large data structures. SMPI provides the SMPI_SHARED_MALLOC (SMPI_SHARED_FREE) macro to replace calls to malloc (free). They indicate that some data structures can safely be shared between processes and that the data they contain is not critical for the execution (e.g., an input matrix) and that it may even be overwritten. SMPI_SHARED_MALLOC works as follows (see Figure 4 ): a single block of physical memory (of default size 1 MB) for the whole execution is allocated and shared by all MPI processes. A range of virtual addresses corresponding to a specified size is reserved and cyclically mapped onto the previously obtained physical address. This mechanism allows most applications to obtain a nearly constant memory footprint, regardless of the size of the actual allocations.
Although using the default SHARED_MALLOC mechanism works flawlessly for A, a more careful strategy needs to be used for the panel, which is an intricate data structure with both ints (accounting for matrix indices, error codes, MPI tags, and pivoting information) and doubles (corresponding to a copy of a sub-matrix of A). To optimize data transfers, HPL flattens this structure into a single allocation of doubles (see Figure 5 (a)). Using a fully shared memory allocation for the panel therefore virtual physical leads to index corruption that results in classic invalid memory accesses. Since ints and doubles are stored in non-contiguous parts of this flat allocation, it is therefore essential to have a mechanism that preserves the process-specific content. We have thus introduced the SMPI_PARTIAL_SHARED_MALLOC macro that allows us to specify which ranges of the allocation should be preserved (i.e., are private to each process) and which ones may be corrupted (i.e., are shared between processes). For a matrix of order 40, 000 and 64 MPI processes, memory consumption decreases with this approach from about 13.5 GB to less than 40 MB.
Another HPL specific optimization is related to the systematic allocation and deallocation of panels in each iteration, with the size of the panel strictly decreasing from iteration to iteration. As we explained above, the partial sharing of panels requires many calls to mmap and introduces an overhead that makes these repeated allocations / frees a bottleneck. Since the very first allocation can fit all subsequent panels, we modified this allocation mechanism so that SMPI can reuse panels as much as possible from an iteration to an other (see Figure 5 (b)). Even for a very small matrix of order 40, 000 and 64 MPI processes, the simulation time decreases from 20.5 sec to 16.5 sec. The number of page faults decreased from 2 million to 0.2 million, confirming the devastating effect these allocations/deallocations would have at scale.
The last three optimizations we describe are not specific to HPL. We leveraged the information on which memory area is private, shared or partially shared to improve the overall performance. By making SMPI internally aware of the memory's visibility, it can now avoid calling memcopy when large messages containing shared segments are sent from one MPI rank to another. For fully private or partially shared segments, SMPI identifies and copies only those parts that are process-dependent (private) into the corresponding buffers on the receiver side. HPL simulation times and memory consumption were considerably improved in our experiments 1 because the panel is the most frequently transferred data structure but only a small part of it is actually private. As explained above, SMPI maps MPI processes to threads of a single process, effectively folding them into the same address space. Consequently, global variables in the MPI application are shared between threads unless these variables are privatized and the simulated MPI ranks thus isolated from each other. Several technical solutions are possible to handle this issue [2] . The default strategy in SMPI consists in making a copy of the data segment (containing all global variables) per MPI rank at startup and, when context switching to another rank, to remap the data segment via mmap to the private copy of that rank. SMPI also implements another mechanism relying on the dlopen function that allows to load several times the data segment in memory and to avoid costly calls to mmap (and subsequent cache flush) when context switching. For a matrix of order 80,000 and 32 MPI processes, the number of minor page faults drops from 4,412,047 (with mmap) to 6880 (with dlopen), which results in a reduction of system time from 10.64 sec (out of 51.47 sec) to 2.12 sec.
Finally, for larger matrix orders (i.e., N larger than a few hundred thousands), the performance of the simulation quickly deteriorates as the memory consumption rises rapidly. Indeed, folding the memory reduces the physical memory usage. The virtual memory, on the other hand, is still allocated for every process since the allocation calls are still executed. Without a reduction of allocated virtual addresses, the page table rapidly becomes too large for a single node. Thankfully, the x86-64 architecture supports several page sizes, such as the huge pages in Linux. Typically, these pages are around 2 MiB (instead of 4 KiB), which reduces drastically the page table size. For example, for a matrix of order N = 4, 000, 000, it shrinks from 250 GB to 0.488 GB.
C. Scalability Evaluation
The main goal of the previous optimizations is to reduce the complexity from Θ(N 3 ) + Θ(N 2 · P · Q) to something more reasonable. The Θ(N 3 ) was removed by skipping most computations. Ideally, since there are N/N B iterations (steps), the complexity of simulating one step should be decreased to something independent of N . SimGrid's fluid models, used to simulate communications, do not depend on N . Therefore, the time to simulate a step of HPL should mostly depend on P and Q. Yet, some memory operations on the panel that are related to pivoting are intertwined in HPL with collective communications, meaning that it is impossible to get rid of the O(N ) complexity without modifying HPL more profoundly.
To evaluate the efficiency of our proposal, we conduct a first evaluation on a non-existing but Stampede resembling platform comprising 4,096 nodes interconnected through a fattree topology. We run simulations with 512, 1024, 2048 or 4096 MPI ranks and with matrices of orders 5 × 10 5 , 1 × 10 6 , 2 × 10 6 or 4 × 10 6 . All other HPL parameters are similar to the ones of the original Stampede scenario. The impact of the matrix order on total makespan and memory is illustrated in Figure 6 . With all previously described optimizations enabled, the longest simulation took close to 47 hours and consumed 16 GB of memory whereas the shortest one took 20 minutes and 282 MB of memory. These optimizations also enabled us to simulated the configuration used for the Stampede cluster in 2013 for the TOP500 ranking in less than 62 hours and using 19 GB on a single node of a commodity cluster (see Table I ).
VI. MODELING HPL KERNELS AND COMMUNICATIONS
As explained in Section V, HPL spends most of its computation time in a dozen specific functions for which a performance model has to be designed. Most compute kernels have several parameters from which a very simple model can generally easily be identified (e.g., proportional to the product of the parameters) but refinements including the individual contribution of each parameter as well as the spatial and temporal variability of the operation are also possible. Likewise, communications between two nodes are mostly linear in message size but the actual performance can wildly vary depending on the range of the message size as MPI switches from one protocol to another whenever needed (see Figure 7 ). In this section we first introduce some notations to describe the complexity of the models we have investigated. We then briefly compare the prediction of these models with individual measurements of both computations and communications to illustrate the importance of the model complexity. We finally show in Section VII that using simpler modeling options leads to a serious inaccuracy of the simulation.
A. Modeling Notations
We denote as T the duration of an operation with parameters M , N , K (in the case of the dgemm operation, these parameters describe the geometry of the input matrices). We first consider the three following modeling options: • Whenever the platform is slightly heterogeneous (spatial variability), the previous models should be built for each host individually. This modeling option is denoted M H .
• The behavior of the operation may be mostly linear but only for specific parameter ranges. This is for example the case for networking operations or for computing nodes on Stampede where Intel's Math Kernel Library (MKL) uses the Xeon Phi accelerator only when the input is large enough to compensate for the data transfer. In such situations, the models considered will be piece-wise linear,
where the θ, α, β should all be estimated. This kind of model is denoted M � . All previous models can be fit with relatively simple linear regressions or maximum likelihood learning methods. However, an important hypothesis underlying all these methods is the homoscedasticity, i.e., that the variability is independent on the parameters.
The residual (temporal) variability may be an important phenomenon to account for, as "system noise" is known to be detrimental to the overall performance of parallel applications like HPL. We thus consider different modeling options for this temporal variability:
• Noise option N−0 (no noise): This is the simplest option.
It consists in injecting the value predicted by the model • Noise option N−2 (heteroscedastic): The conditional variance of the residuals (i.e., σ 2 given M, N, K) is modeled by a polynomial function of the input parameters. Finally, even the sophisticated normal distribution from N−2 may be too simple to describe the noise observed on real platforms where it may be common for a same parameter set to have a few operations being one order of magnitude slower than all the other ones. In this case, a reasonable option consists of modeling noise with a mixture of normal distributions whose parameters π 1 , . . . , π k should be estimated. We denote this kind of model as N � . Likewise, the per-host estimations are denoted by N H . Linear regression is a standard tool in R [22] or in python/statsmodels [23] and models M H −0, 1, 2 are thus easy to fit assuming N−1. Model M � −0 (piece-wise constant) assuming N − 1 can easily be fit using the cubist [24] library. We could not find any implementation allowing to fit M � − 1 (piece-wise linear, possibly discontinuous) assuming N − 1 so we implemented a method based on model trees [25, Chapter 9] [26] in a python library (pytree). When the noise is heteroscedastic (N − 2), it is sometimes possible to fall back to the previous methods if a careful sampling method is employed (by sampling more on highly variable areas and fitting the average). Finally, for even more complex noise modeling options (N � − ), some custom Expectation Maximization algorithms are available (e.g., flexmix [27] for M −1 N � −1).
B. Modeling MPI communications
Prior to this work, the standard way of accounting for protocol changes in SMPI was to estimate breakpoints visually and to conduct a linear regression for each range. The expected duration was then used directly in the simulation with no particular effort with respect to the temporal variability (M � −1 N −0). Yet, as illustrated in Figure 7 , the variability of high speed networks is quite particular. We therefore diligently estimated all the parameters of M � − 1 N � − 1, where each message size range is automatically estimated with pytree, as well as the 2 to 4 modes of the Gaussian mixture for each range. Such temporal variability could explain some (overall bad) performance since they generally get amplified by broadcast and pipelined communication patterns.
C. Modeling dgemm
HPL spends the most time in the dgemm kernel. We therefore evaluated the previous modeling alternatives: M − {1, 2} N−{0, 1, 2} and M H −{1, 2} N H −{0, 1, 2}. The M � and N � families were not investigated as nothing in our observations called for such complexity on classical multi-core machines. Figure 8 illustrates various models and their respective quality for the dgemm function. In these figures, the performance of dgemm is evaluated by calling dgemm with randomized sizes over all the cores of each node (to reproduce experimental conditions similar to the one of HPL). The first observation (Figure 8(a) ) is that a few nodes exhibit quite a different behavior (each color and each regression line under model M H − 1 corresponds to a different cpu, whereas the black dotted line corresponds to model M −1 over all the nodes). These nodes will systematically be slightly slower than other nodes and accounting for this spatial heterogeneity is likely to be rather important for HPL. Second, we took care of covering a wide variety of combinations for M , N , and K and it can be observed that M.N.K is not sufficient to describe correctly the performance of dgemm. Indeed, for M.N.K ≈ 4.5 × 10 9 some duration are systematically higher regardless of the node. This happens for some particular (e.g., tall and skinny) matrix geometries, which strongly suggests using the full polynomial model. Figure 8 
D. Modeling Other BLAS and HPL Kernels
Four other BLAS kernels and a few other very small HPL compute kernels (often related to memory management) are deeply intertwined with collective operations to allow HPL to be as efficient as possible. Although the total duration of these kernels is extremely small compared to the total execution time, they may perturb collective communication by introducing late sends and receives. The behavior of one of these kernels is illustrated in Figure 8 (c). This kind of data can only be obtained by running HPL for a small input matrix over each node individually. Again, for all these kernels a single parameter combination explains most of the performance and there is some variability from one node to another (one blue regression line per CPU) but it remains quite limited (black dotted line for the platform as a whole), especially since these kernels are very short and infrequently called compared to dgemm. Finally, since variability significantly increases with the value of the input parameters, a N − 2 model is clearly required. The blue dots in Figure 8 
VII. VALIDATION AT SCALE
A. Experimental Setup
To evaluate the soundness of our approach, we compare several real executions of HPL with simulations using the previous models. We used the Dahu cluster from the Grid'5000 testbed. It has 32 nodes connected through a single switch by 100 Gbit s −1 Omnipath links. Each node has two Intel Xeon Gold 6130 CPU with 16 cores per CPU and we disabled hyperthreading. We used HPL version 2.2 compiled with GCC version 6.3.0. We also used the libraries OpenMPI version 2.0.2 and OpenBLAS version 0.3.1. HPL executions were done using a block size of 128 and a matrix of varying size (from 50,000 to 500,000). We used one single-threaded MPI rank per core and a look-ahead depth of 1. Finally, we used the increasing-2-ring broadcast with the Crout panel factorization algorithms.
Although this machine is much smaller than top supercomputers, faithfully simulating an HPL execution with such settings is already quite challenging.
• We used one rank per core to obtain a higher number (1024) of MPI process. This is more difficult than simulating one rank per node, as (1) this increases the amount of data transferred through MPI and (2) the performance is then subject to memory interference and network heterogeneity (we used a different model for local and remote communications).
• We used a smaller block size than commonly used, which leads to a higher number of iterations and hence more complex communication patterns.
• We used relatively small input matrices, which reduces the makespan and makes good predictions harder to obtain.
B. Comparing Simulations with Real Executions
Our first evaluation consists in comparing the traces of the simulations with reality. We instrumented HPL to collect the start and end timestamps of each kernel and MPI call. We limited the execution to 256 ranks and the first five iterations. A first qualitative validation can be done by visually comparing the Gantt charts of the simulations with reality (see Figure 9 ). Calls to dgemm are depicted in yellow, MPI_Send in red, MPI_Recv in blue. Although the structure is similar in all Reality
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Complex kernel Complex network Figure 9 : Gantt charts of HPL first iterations in simulation charts, the shape and the duration of the communication phases can be overly optimistic in simulations compared to reality. The charts show that, at this scale, using a deterministic or a stochastic model for the network has no noticeable impact on HPL simulation. However, having a more complex model for the kernels leads to much more realistic traces. The variability in the computation durations leads to an increase of the time spent in communications and an overall slightly longer execution. In HPL, computation variability directly translates to late senders/receivers that destroy the efficiency of collective operations.
We now provide a more quantitative comparison using the whole cluster and varying matrix sizes, focusing on the GFlop s −1 rate reported by HPL (see Figure 10 ). The real executions are depicted in black, for each matrix size we performed 8 runs of HPL, to illustrate the temporal variability of the performance. The line (a), on the top, is our first attempt to simulate HPL. The simulation was done with a simple model: M − 1 for the kernels and M � − 1 for the network with no noise (N−0) in both cases. This model overestimates HPL performance by more than 30 %. We initially thought that the network model was too optimistic, however, switching to a stochastic multi-modal network model (N � −1, the line (b)), does not significantly improve the prediction precision. Figure 8 shows that there is an important heterogeneity in the cluster. For this reason, we started using a M H −1/N −0 
(1) spatial var.
(2) temporal var. Figure 10 : HPL performance: predictions vs. reality model for dgemm while keeping the models for the other kernels and the network as before. This increases very significantly the realism of the simulation as the performance is now overestimated by only 9 % (the line (c)). Using a polynomial model for dgemm instead of a linear model (thus switching from M H −1 to M H −2) further improves the performance prediction, in particular for smaller matrices. This new model (the line (d)), is very close to reality at the beginning but becomes equivalent to the previous model for larger matrices. We found that adding the temporal variability noise (N − 2 for all kernels, N H − 2 for dgemm) is the key ingredient to obtain the last bit of realism. The prediction (the line (e)) is now extremely close to reality as it slightly underestimates the performance by less than 5 % and even as little as 1 % for the larger matrices. Adding back temporal variability to the network model (N � − 1, line (f)) still has no significant effect but this can be explained by the fact that HPL mostly communicates very large amounts of data in bulk. Network temporal variability is however very important aspect to model for applications that are more latency-bound. As illustrated in Figure 10 (rightmost labels), we would like to stress again that accurate predictions require a careful modeling of both spatial and temporal variability. Overall, although this was not particularly foreseeable and could have been different with an other application, only the dgemm kernel needs to be carefully modeled with a M H − 2-N H − 2. In Figure 1 , we used a simple M −1-N −0 for the other BLAS kernels and simply skipped every other kernel. A detailed modeling of all (BLAS and HPL) kernels is possible but a minimal calibration of the dgemm kernel over a representative set of nodes is thus sufficient to consistently predict the performance of HPL on this machine within a few percent of reality.
C. Comparing With the Stampede Qualification Run
Each node of the Stampede cluster comprises two 8-core Intel Xeon E5-2680 8C 2.7 GHz CPUs and one 61-core Intel Xeon Phi SE10P (KNC) 1.1 GHz accelerator that is roughly three times more powerful than the two CPUs. The HPL output submitted to the TOP500 (Table II) does not indicate how the KNC was used. However, because of the values assigned to P and Q, we are certain that there were only one MPI rank per node. For this reason, it is likely that the KNC was used as an accelerator, which is effortless with Intel's Math Kernel Library (MKL) as it supports automatic offloading for selected BLAS functions. While we cannot know precisely which MKL version was used in 2013, we measured the default version (version 11.1.1) that was used on Stampede in the beginning of 2017 and built precise M � −1 N −1 models of dgemm and dtrsm. Likewise, using measurements of the performance of MPI obtained in 2017, we built a precise M � −1 N−0 model of the fat-tree interconnect. All HPL input parameters were set to exactly the values used in the TOP500 qualification run and were coherent with the submitted output.
Surprisingly, despite our efforts, our predictions forecast a significantly lower performance (≈ 20-30%) than the one reported for the top500, even when considering an ideal network (no contention, no latency, no noise) and perfectly stable and homogeneous nodes where Xeon Phi would operate at peak performance. Unfortunately, when tracking down the cause of this discrepancy, we eventually realized that despite the reported output which mentioned HPLinpack 2.1 from October 26, 2012 by Petitet et al., the TOP500 performance had not been obtained with the open-source version of HPL but with a specifically optimized binary version from Intel employing a custom broadcast algorithm relying on nonblocking sends, and which was a priori specifically modified for Stampede. We refer to a previous work [28] for a detailed discussion on this investigation, which explains why this failure to predict similar performance cannot be considered as an invalidation of our approach. Validation experiments therefore cannot rely on the lacunar information provided by the TOP500 and cannot make the economy of a large-scale controlled (software environment, source code) run.
VIII. CONCLUSIONS
Studying and tuning HPC applications at scale can be very time-and resource-consuming. We believe that being capable of precisely predicting an application's performance on a given platform is useful for application developers and users (e.g., to evaluate the scalability of the application on a given machine) and will become invaluable in the future as it can for example aid compute centers with the decision of whether the envisioned technology of a new machine works best for a given application or if an upgrade of the current machine should be considered. Simulation is often an effective approach in this context and SimGrid/SMPI has previously been successfully validated in several small-scale studies with simple HPC benchmarks [2] , [17] . In this article, we proposed and evaluated extensions to SMPI that allowed us to emulate HPL at the scale of a supercomputer. Our application of choice, HPL, is particularly challenging both in terms of tuning and simulation as it implements its own set of non-blocking collective operations (from which the users has to choose) that rely on MPI_Iprobe in order to overlap with computations.
More specifically, we explain how to simulate on a single commodity node scenarios at the scale of the TOP500 qualification runs. Although simulation is generally longer than a real execution, it is significantly less resource consuming. This emulation employs several non-trivial operating-system level optimizations (memory mapping, dynamic library loading, huge pages) that have since been integrated into the last version of SimGrid/SMPI. Unlike the common skeleton approach [14] , we do not rely on a simplified version of HPL but only apply minor modifications (HPL comprises 16K lines of ANSI C over 149 files, our modifications only changed 14 files with 286 line insertions and 18 deletions) to the original source code to fully capture its whole complexity.
We also explain how different levels of detail of modeling of the performance of compute kernels and of the MPI library influence the quality of the prediction. In particular, we show that a careful modeling (including both spatial and temporal variability) of the main compute kernel (dgemm, which is rather inexpensive from a benchmarking perspective) allows to predict performance within a few percents of real experiments with 1,024 ranks on a controlled cluster of Grid'5000. Validation experiments involving larger platforms are underway but, as briefly explained with the Stampede study, cannot be done simply from the information reported in the TOP500 and require access to a well-controlled supercomputer.
As we explained, a careful modeling of networking and computing resources is crucial but requires a diligent combination of statistical libraries. We intend to automate our benchmarking and modeling approach as much as possible using a generic and unified Bayesian estimation framework like STAN [29] . The MCMC sampling technique used in STAN would be particularly helpful to inject uncertainty (in particular the platform heterogeneity which should be estimated from only a few sample nodes) in the simulation. This integration effort is underway. As another future work, building on the effort of SimGrid developers on supporting the emulation of a wide variety of applications with SMPI [30] , we also intend to conduct similar studies with other HPC benchmarks (e.g., HPCG [31] or HPGMG [32] ), real applications (e.g., BigDFT [33] ) and larger infrastructures.
